Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing a semiconductor integrated circuit device including a DRAM having reduced parasitic bit line capacity

Method of manufacturing a semiconductor integrated circuit device including a DRAM having reduced parasitic bit line capacity

US Patent 6417045 · Granted Jul 9, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated assemblies having semiconductor oxide channel material, and methods o2022
Current mode buck-boost converter2014
Semiconductor device including phase change material and method of manufacturing2014
Semiconductor device including a phase-change memory element2013
Superlattice device, manufacturing method thereof, solid-state memory including 2012
Solid-state memory device, data processing system, and data processing device2012
Nonvolatile memory device2012
Method of producing phase change memory device2011
Manufacture of thermal laminate and apparatus therefor2011
Memory device and method of making same2010
Electrically rewritable non-volatile memory element and method of manufacturing 2010
Phase change memory device2010