Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure and method of operating an array of non-volatile memory cells with source-side programming

Structure and method of operating an array of non-volatile memory cells with source-side programming

US Patent 6416556 · Granted Jul 9, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flash memory having dual supply operation2016
Flash memory having dual supply operation2015
Flash memory for code and data storage2015
Structure and method for parallel testing of dies on a semiconductor wafer2010
Serial flash semiconductor memory2009
Clock frequency doubler method and apparatus for serial flash testing2009
Structure and method for parallel testing of dies on a semiconductor wafer2008
Small sector floating gate flash memory2008
Structure and method for parallel testing of dies on a semiconductor wafer2007
Nonvolatile memory having bit line discharge, and method of operation thereof2005
Nonvolatile semiconductor memory having three-level memory cells and program and2005
Method and apparatus for providing row redundancy in nonvolatile semiconductor m2004