Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure and method for parallel testing of dies on a semiconductor wafer

Structure and method for parallel testing of dies on a semiconductor wafer

US Patent 7173444 · Granted Feb 6, 2007

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flash memory having dual supply operation2016
Flash memory having dual supply operation2015
Flash memory for code and data storage2015
Non-volatile memory array partitioning architecture and method to utilize single2014
Apparatus and method for external charge pump on flash memory module2014
Structure and method for parallel testing of dies on a semiconductor wafer2010
Structure and method for parallel testing of dies on a semiconductor wafer2010
Serial flash semiconductor memory2009
Clock frequency doubler method and apparatus for serial flash testing2009
Structure and method for parallel testing of dies on a semiconductor wafer2008
Structure and method for parallel testing of dies on a semiconductor wafer2008
Small sector floating gate flash memory2008