Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduction of the probability of interlevel oxide failures by minimization of lead overlap area through bus width reduction

Reduction of the probability of interlevel oxide failures by minimization of lead overlap area through bus width reduction

US Patent 6414249 · Granted Jul 2, 2002

Estimated economic value: $25,855,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

In-situ randomization and recording of wafer processing order at process tools2005
In-situ randomization and recording of wafer processing order at process tools2005
In-situ randomization and recording of wafer processing order at process tools2004
Method and system for enhancing the identification of causes of variations in th1999
Method for increasing field emission tip efficiency through micro-milling techni1999
Field emission device with over-etched gate dielectric1999
Self-aligned method of micro-machining field emission display microtips1998
Flat panel display anode structure and method of making1998
Micro-machined field emission microtips1998
Field emission device with close-packed microtip array1998
Method for selective etching of flat panel display anode plate conductors1997
Low capacitance field emission device with circular microtip array1997