Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for minimizing CPU memory latency while transferring streaming data

Method for minimizing CPU memory latency while transferring streaming data

US Patent 6412049 · Granted Jun 25, 2002

Estimated economic value: $55,737,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory controller architecture2025
Cache bypass2025
Memory controller for managing raid information2024
Memory device protection using interleaved multibit symbols2024
Extended line width memory-side cache systems and methods2022
Memory device protection using interleaved multibit symbols2022
Adaptive line width cache systems and methods2021
Method and apparatus to provide secure application execution2021
Extended line width memory-side cache systems and methods2020
Extended line width memory-side cache systems and methods2020
System and methods exchanging data between processors through concurrent shared 2020
Initialization trace of a computing device2018