Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit with in situ circuit arrangement for testing integrity of differential receiver inputs

Integrated circuit with in situ circuit arrangement for testing integrity of differential receiver inputs

US Patent 6407569 · Granted Jun 18, 2002

Estimated economic value: $15,516,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Testing integrated circuit designs containing multiple phase rotators2021
Testing integrated circuit designs containing multiple phase rotators2020
Testing integrated circuit designs containing multiple phase rotators2020
Testing integrated circuit designs containing multiple phase rotators2018
Power saving systems and methods for Universal Serial Bus (USB) systems2017
High-frequency signal observations in electronic systems2017
Shared control of a phase locked loop (PLL) for a multi-port physical layer (PHY2017
Apparatuses, methods, and systems for glitch-free clock switching2016
Validating manufacturing test rules pertaining to an electronic component2012
Validating manufacturing test rules pertaining to an electronic component2012
Indeterminate state logic insertion2012
Indeterminate state logic insertion2012