Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and structure for hiding a refresh operation in a DRAM having an interlocked pipeline

Method and structure for hiding a refresh operation in a DRAM having an interlocked pipeline

US Patent 6404689 · Granted Jun 11, 2002

Estimated economic value: $11,523,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Structures and methods of identifying unprogrammed bits for one-time-programmabl2023
Semiconductor structure2023
Structures and methods of identifying unprogrammed bits for one-time-programmabl2022
Memory with read circuit for current-to-voltage slope characteristic-based sensi2022
Charge trap memory devices2022
Twin cell memory-based physically unclonable function2022
System and method of timing characterization for semiconductor circuit2022
Authenticating a hardware chip using an intrinsic chip identifier2021
Data dependent sense amplifier with symmetric margining2021
Semiconductor structure2021
System and method of timing characterization for semiconductor circuit2020
Program and erase memory structures2020