Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mechanism for invalidating instruction cache blocks in a pipeline processor

Mechanism for invalidating instruction cache blocks in a pipeline processor

US Patent 6393523 · Granted May 21, 2002

Estimated economic value: $160,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-variate strided read operations for accessing matrix operands2025
Distributed convolution for neural networks2023
Multi-variate strided read operations for accessing matrix operands2023
Dimension shuffling using matrix processors2021
Programmable matrix processing engine2021
Apparatus and method for coherent, accelerated conversion between data represent2020
Matrix multiplication acceleration of sparse matrices using column folding and s2020
Winograd algorithm on a matrix processing architecture2019
Control system in which communication between devices is controlled based on exe2019
Programmable matrix processing engine2019
Max pooling in a matrix processing architecture2019
Pipelined convolutional operations for processing clusters2018