Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-precision biasing circuit for a cascoded CMOS stage, particularly for low noise amplifiers

High-precision biasing circuit for a cascoded CMOS stage, particularly for low noise amplifiers

US Patent 6392490 · Granted May 21, 2002

Estimated economic value: $15,201,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phased array transceiver element2025
Tunable filter2021
Filter Circuit with Programmable Gain and Frequency Response2020
Circuit with voltage drop element2019
Tunable filter2019
Power amplification circuits2015
Varying inductance2014
Clock distribution scheme2014
Output power control of an RF amplifier2009
Device for calibrating the frequency of an oscillator, phase looked loop circuit2006
Method and circuit for minimizing glitches in phase-locked loops2004
Method and circuit for minimizing glitches in phase-locked loops2004