Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mechanism to prevent data loss in case of a power failure while a PC is in suspend to RAM state

Mechanism to prevent data loss in case of a power failure while a PC is in suspend to RAM state

US Patent 6389556 · Granted May 14, 2002

Estimated economic value: $2,737,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware-based memory initialization2017
Content addressable memory with search line test circuitry2016
Memories having a built-in self-test (BIST) feature2016
Dynamic voltage adjustment for memory2009
Apparatus and method for adjusting an operating parameter of an integrated circu2009
Memory with fault tolerant reference circuitry2008
Integrated circuit fuses having corresponding storage circuitry2008
Temperature based DRAM refresh2007
Nonvolatile memory system using magneto-resistive random access memory (MRAM)2007
Temperature based DRAM refresh2007
Integrated circuit power management for reducing leakage current in circuit arra2005
Integrated circuit package incorporating programmable elements2004