Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process to improve read disturb for NAND flash memory devices

Process to improve read disturb for NAND flash memory devices

US Patent 6380033 · Granted Apr 30, 2002

Estimated economic value: $1,930,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Engineered pichia strain and a recombinant method of using the same for making a2025
Computing box2021
Controller2020
Methods and circuitry for programming non-volatile resistive switches using vari2020
Integrated circuits with programmable non-volatile resistive switch elements2019
Battery life estimation based on multiple locations2019
Integrated circuits with complementary non-volatile resistive memory elements2019
Integrated circuits with programmable non-volatile resistive switch elements2018
Adaptive charge current for a battery2018
Techniques for enabling and disabling transistor legs in an output driver circui2017
Shielding layer of battery cell structure2017
Apparatus and method for source side implantation after spacer formation to redu2014