Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DRAM cell having storage capacitor contact self-aligned to bit lines and word lines

DRAM cell having storage capacitor contact self-aligned to bit lines and word lines

US Patent 6373089 · Granted Apr 16, 2002

Estimated economic value: $4,846,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for smart authentication2023
Memory cell with resistance-switching layers and lateral arrangement2013
Processing systems and methods for molecular memory2010
Molecular memory devices including solid-state dielectric layers and related met2010
Light modulator with integrated drive and control circuitry2008
Processing systems and methods for molecular memory2008
Integrated high speed switch router using a multiport architecture2007
Light modulator with integrated drive and control circuitry2006
MEMS devices monolithically integrated with drive and control circuitry2006
Method of and apparatus for integrating flash EPROM and SRAM cells on a common s2005
Method and apparatus for integrating flash EPROM and SRAM cells on a common subs2005
Semiconductor chip that isolates DRAM cells from the peripheral circuitry and re2003