Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to eliminate shorts between adjacent contacts due to interlevel dielectric voids

Method to eliminate shorts between adjacent contacts due to interlevel dielectric voids

US Patent 6365464 · Granted Apr 2, 2002

Estimated economic value: $10,099,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Key-hole free process for high aspect ratio gap filling with reentrant spacer2009
Key-hole free process for high aspect ratio gap filling with reentrant spacer2009
Laminated silicate glass layer etch stop method for fabricating microelectronic 2007
Method for manufacturing dual damascene structure with a trench formed first2006
Bond pad scheme for Cu process2006
Multilayered dual bit memory device with improved write/erase characteristics an2005
Via array monitor and method of monitoring induced electrical charging2005
Bond pad scheme for Cu process2005
Keyhole at the top metal level prefilled with photoresist to prevent passivation2003
Simple photo development step to form TiSix gate in DRAM process2003
Method to eliminate shorts between adjacent contacts due to interlevel dielectri2003
Method to eliminate shorts between adjacent contacts due to interlevel dielectri2003