Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for efficiently implementing a double data rate memory architecture

System and method for efficiently implementing a double data rate memory architecture

US Patent 6356509 · Granted Mar 12, 2002

Estimated economic value: $8,053,000 ⓘ

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and methods for power management in integrated circuits2014
External power ring with multiple tapings to reduce IR drop in integrated circui2008
Apparatus and methods for power management in integrated circuits2008
Glitch free reset circuit2008
Skew-independent memory architecture2002
Single rail domino logic for four-phase clocking scheme2001
Voltage tolerant buffer2001
Voltage tolerant input/output buffer1999
Voltage tolerant input/output buffer1999
Voltage tolerant bus hold latch1999