Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock enable circuit for use in a high speed reprogrammable delay line incorporating glitchless enable/disable functionality

Clock enable circuit for use in a high speed reprogrammable delay line incorporating glitchless enable/disable functionality

US Patent 6348828 · Granted Feb 19, 2002

Estimated economic value: $55,159,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive modal PAM2/PAM4 in-phase (I) quadrature (Q) phase detector for a receiv2015
Phase-locked loop calibration system and method2014
Fast lock clock-data recovery for phase steps2014
Phase-locked loop having high-gain mode phase-frequency detector2013
Method and apparatus for biasing a metal-oxide-semiconductor capacitor for capac2007
Low-jitter charge-pump phase-locked loop2007
Phase detector system with asynchronous output override2007
Self-tuning varactor system2005
Precision, high speed delay system for providing delayed clock edges with new de2002
Programmable servo timing generator1994
Programmable start-of-sector pulse generator for a disk drive using embedded ser1994