Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for minimizing semiconductor wafer arcing during semiconductor wafer processing

US Patent 6346428 · Granted Feb 12, 2002

Estimated economic value: $383,000

Assignee

Inventors

View full patent text on Google Patents →