Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for handling invalidation requests to processors not present in a computer system

Method and apparatus for handling invalidation requests to processors not present in a computer system

US Patent 6339812 · Granted Jan 15, 2002

Estimated economic value: $17,944,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vector reduction processor2025
Memory design for a processor2025
Vector processing unit2025
Crossbar multipathing for multicast performance in tiled switches2025
Permuting in a matrix-vector processor2025
Rotating data for neural network computations2025
Vector computation unit in a neural network processor2025
Instruction format and instruction set architecture for tensor streaming process2025
Compiler operations for tensor streaming processor2025
Processor compiler for scheduling instructions to reduce execution delay due to 2025
Transposing in a matrix-vector processor2024
Vector computation unit in a neural network processor2024