Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computer system providing low skew clock signals to a synchronous memory unit

Computer system providing low skew clock signals to a synchronous memory unit

US Patent 6338144 · Granted Jan 8, 2002

Estimated economic value: $190,991,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Simultaneous and selective wide gap partitioning of via structures using plating2022
Delay circuitry to hold up power to a mass storage device and method therefor2021
Simultaneous and selective wide gap partitioning of via structures using plating2020
Serial link voltage margin determination in mission mode2013
Method for system energy use management of current shared power supplies2013
Power and area efficient SerDes transmitter2013
Reducing latency when activating a power supply unit2013
Autonomous control in current share power supplies2013
Real-time optimization of TX FIR filter for high-speed data communication2013
Method and system for reducing duty cycle distortion amplification in forwarded 2013
Mechanism for constructing an oversampled waveform for a set of signals received2012
Low jitter and high bandwidth clock data recovery2012