Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for reducing duty cycle distortion amplification in forwarded clocks

Method and system for reducing duty cycle distortion amplification in forwarded clocks

US Patent 8446985 · Granted May 21, 2013

Estimated economic value: $42,958,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatic query and data retrieval optimization through procedural generation of2025
Peer-to-peer route through in a reconfigurable computing system2025
Toy building block2025
Anechoic chamber and construction method thereof2024
Runtime execution of functions across reconfigurable processor2024
Inter-node execution of configuration files on reconfigurable processors using n2024
Adaptive receiver with pre-cursor cancelation2023
Inter-processor execution of configuration files on reconfigurable processors us2023
Inter-node execution of configuration files on reconfigurable processors using s2023
Runtime execution of configuration files on reconfigurable processors with varyi2023
Adaptive receiver with pre-cursor cancelation2023
Simultaneous and selective wide gap partitioning of via structures using plating2022