Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Each iteration array selective loop data prefetch in multiple data width prefetch system using rotating register and parameterization to avoid redundant prefetch

Each iteration array selective loop data prefetch in multiple data width prefetch system using rotating register and parameterization to avoid redundant prefetch

US Patent 6321330 · Granted Nov 20, 2001

Estimated economic value: $213,214,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mobile device based techniques for detection and prevention of hearing loss2023
Nested loops reversal enhancements2022
Selecting a low power state based on cache flush latency determination2021
Mobile device based techniques for detection and prevention of hearing loss2020
Selecting a low power state based on cache flush latency determination2019
Providing state storage in a processor for system management mode2019
Selecting a low power state based on cache flush latency determination2017
Vector indexed memory access plus arithmetic and/or logical operation processors2017
Providing state storage in a processor for system management mode selectively en2016
Providing a bufferless transport method for multi-dimensional mesh topology2016
Energy optimization techniques in a computing system2014
Providing a bufferless transport method for multi-dimensional mesh topology2013