Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit synthesis and verification using relative timing

Circuit synthesis and verification using relative timing

US Patent 6314553 · Granted Nov 6, 2001

Estimated economic value: $210,286,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid processor2021
Methods and systems to control power gates during an active state of a gated dom2021
Resistive address decoder and virtually addressed memory2020
Charge-saving power-gate apparatus and method2020
Programming for electronic memories2019
Asynchronous finite state machines2019
Methods and systems to control power gates during an active state of a gated dom2019
Relative timed clock gating cell2018
Exploiting the scan test interface for reverse engineering of a VLSI device2018
Charge-saving power-gate apparatus and method2018
Relative timing characterization2018
Method and apparatus for a zero voltage processor sleep state2018