Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Shielded bit line architecture for memory arrays

Shielded bit line architecture for memory arrays

US Patent 6304479 · Granted Oct 16, 2001

Estimated economic value: $189,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sense amplifier with dual gate precharge and decode transistors2016
Integrated semiconductor memory2010
Semiconductor device with a plurality of one time programmable elements2009
Field effect semiconductor switch and method for fabricating it2008
Integrated semiconductor memory having sense amplifiers selectively activated at2008
Integrated semiconductor circuit comprising a transistor and a strip conductor2008
Integrated circuit for determining a voltage2008
Integrated semiconductor memory2007
Method of detecting the position of a wave front in a signal received by a detec2007
Integrated semiconductor circuit and method for testing the same2007
Integrated circuit2007
Integrated circuit2007