Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-speed fully-compensated low-voltage differential driver/translator circuit arrangement

High-speed fully-compensated low-voltage differential driver/translator circuit arrangement

US Patent 6297685 · Granted Oct 2, 2001

Estimated economic value: $27,385,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive analog equalization in ADC-based receiver2025
Generating a parallel data signal by converting serial data of a serial data sig2017
Calibration of sampling phase and aperature errors in multi-phase sampling syste2016
Generating negative impedance compensation2014
Bias circuit for a MOS device2011
Low-voltage CMOS error amplifier with implicit reference2011
Switchable-bandwidth optical receiver2005
Architecture for built-in self-test of parallel optical transceivers2004
Architecture for built-in self-test of parallel optical transceivers2004
Constant current source circuit with variable temperature compensation2001
Method for designing high-Q inductors in silicon technology without expensive me1996
VCO bias circuit with low supply and temperature sensitivity1995