Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architecture for built-in self-test of parallel optical transceivers

Architecture for built-in self-test of parallel optical transceivers

US Patent 6735731 · Granted May 11, 2004

Estimated economic value: $7,887,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive analog equalization in ADC-based receiver2025
Tuning a testing apparatus for measuring skew2020
Tuning a testing apparatus for measuring skew2018
Level-shifting latch2017
Electrostatic discharge protection device with power management2017
Level-shifting latch2017
Generating a parallel data signal by converting serial data of a serial data sig2017
Electrostatic discharge protection device with power management2016
Calibration of sampling phase and aperature errors in multi-phase sampling syste2016
Power aware equalization in a serial communications link2016
Generating negative impedance compensation2014
Architecture for a physical interface of a high speed front side bus2011