Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Split directory-based cache coherency technique for a multi-processor computer system

Split directory-based cache coherency technique for a multi-processor computer system

US Patent 6295598 · Granted Sep 25, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-processor computer architecture incorporating distributed multi-ported com2020
Switch/network adapter port incorporating shared memory resources selectively ac2010
Switch/network adapter port coupling a reconfigurable processing element to one 2009
Switch/network adapter port incorporating shared memory resources selectively ac2008
Switch/network adapter port for clustered computers employing a chain of multi-a2008
Switch/network adapter port for clustered computers employing a chain of multi-a2008
Switch/network adapter port coupling a reconfigurable processing element to one 2007
Computer system architecture and memory controller for close-coupling within a h2006
System and method for providing an arbitrated memory bus in a hybrid computing s2006
Bandwidth enhancement for uncached devices2004
Caching virtual memory locks1999
Method, product, and structure for flexible range locking of read and write requ1998