Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for self correcting parallel I/O circuitry

Method and apparatus for self correcting parallel I/O circuitry

US Patent 6294937 · Granted Sep 25, 2001

Estimated economic value: $25,066,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sea-of-cells array of transistors2007
Sea-of-cells array of transistors2007
Sea-of-cells array of transistors2005
Sea-of-cells array of transistors2005
Method and apparatus for data dependent, dual level output driver2004
Method of constructing an integrated circuit comprising an embedded macro2004
Method of forming sea-of-cells array of transistors2003
Method and apparatus for data dependent, dual level output driver2003
Sea-of-cells array of transistors2002
Method of constructing an integrated circuit utilizing multiple layers of interc2001
DRAM with built-in noise protection2001
Embedded dram with noise-protected differential capacitor memory cells2000