Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Embedded dram with noise-protected differential capacitor memory cells

Embedded dram with noise-protected differential capacitor memory cells

US Patent 6064588 · Granted May 16, 2000

Estimated economic value: $22,185,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sea-of-cells array of transistors2007
Sea-of-cells array of transistors2007
Sea-of-cells array of transistors2005
Sea-of-cells array of transistors2005
Method and apparatus for data dependent, dual level output driver2004
Method of constructing an integrated circuit comprising an embedded macro2004
Method of forming sea-of-cells array of transistors2003
Method and apparatus for data dependent, dual level output driver2003
Sea-of-cells array of transistors2002
Method and apparatus for self correcting parallel I/O circuitry2001
Method of constructing an integrated circuit utilizing multiple layers of interc2001
DRAM with built-in noise protection2001