Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for controlling system bus timing with on-chip programmable delay lines

Technique for controlling system bus timing with on-chip programmable delay lines

US Patent 6289468 · Granted Sep 11, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On-chip local area network2004
System-on-a-chip with variable bandwidth2004
System-on-a-chip with variable clock rate2003
Unicode-based drivers, device configuration interface and methodology for config2003
Scalable virtual timer architecture for efficiently implementing multiple hardwa2003
Transparently gathering a chips multiple internal states via scan path and a tri2003
Pseudo-concurrency between a volatile memory and a non-volatile memory on a same2002
Scalable mesh architecture with reconfigurable paths for an on-chip data transfe2001
Maintaining object information concurrent with data optimization for debugging2001
Data transfer network on a computer chip using a re-configurable path multiple r2001
Dynamically configured on-chip communications paths based on statistical analysi2001
Data transfer network on a computer chip utilizing combined bus and ring topolog2000