Home › Scalable virtual timer architecture for efficiently implementing multiple hardware timers with minimal silicon overhead

Scalable virtual timer architecture for efficiently implementing multiple hardware timers with minimal silicon overhead

US Patent 6550015 · Granted Apr 15, 2003

Estimated economic value: $2,272,000 ⓘ

Assignee