Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › I/O buffer circuit with pin multiplexing

I/O buffer circuit with pin multiplexing

US Patent 6285211 · Granted Sep 4, 2001

Estimated economic value: $111,412,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Accelerator system for remote data storage2017
Accelerator system for use with secure data storage2016
Self-tuning high speed transceiver for IC wireline channel2015
Memory circuit including memory devices, a freeze circuit and a test switch2015
Stacked die network-on-chip for FPGA2014
Distributing power with through-silicon-vias2014
Accelerator system for remote data storage2014
Non-sequentially configurable IC2014
Heterogeneous transceiver architecture for wide range programmability of program2014
High-speed data reception circuitry and methods2014
Stacked die network-on-chip for FPGA2014
Digital equalizer for high-speed serial communications2014