Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Post-filtered recirculating delay-locked loop and method for producing a clock signal

Post-filtered recirculating delay-locked loop and method for producing a clock signal

US Patent 6282253 · Granted Aug 28, 2001

Estimated economic value: $65,117,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Photo-voltaic safety de-energizing device2014
Distributed architecture voltage controlled backlight driver2013
Low voltage drop closed loop unidirectional electronic valve2012
Method and apparatus for modifying right half-plane zero in a cascaded DC-DC buc2011
Automatic gain control technique for current monitoring in current-mode switchin2011
Linear regulator enhancement technique2003
Digital phase-locked loop with phase optimal frequency estimation2002
Precision frequency and phase synthesis2001
Emitter-coupled logic to CMOS logic converter and method of operation1999
Ring oscillator using current robbing for controlling delay period1999