Home › Self-aligned silicide process for forming silicide layer over word lines in DRAM and transistors in logic circuit region

Self-aligned silicide process for forming silicide layer over word lines in DRAM and transistors in logic circuit region

US Patent 6281067 · Granted Aug 28, 2001

Estimated economic value: $831,000 ⓘ

Assignee