Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for efficient error detection and correction in long byte strings using generalized, integrated, interleaved reed-solomon codewords

Method and apparatus for efficient error detection and correction in long byte strings using generalized, integrated, interleaved reed-solomon codewords

US Patent 6275965 · Granted Aug 14, 2001

Estimated economic value: $21,171,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Secure wear levelling of non-volatile memory based on Galois field circuit2025
Programmable ECC for MRAM mixed-read scheme2024
Configuring computing nodes in a three-dimensional mesh topology2023
Fixed value multiplication using field-programmable gate array2021
Configuring computing nodes in a three-dimensional mesh topology2021
Common high and low random bit error correction logic2021
Data rewrite during refresh window2021
Common high and low random bit error correction logic2020
High efficiency redundant array of independent memory2020
Error correction potency improvement via added burst beats in a dram access cycl2020
Reduced latency error correction decoding2020
Wafer-scale power delivery2020