Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cached chainback RAM for serial viterbi decoder

Cached chainback RAM for serial viterbi decoder

US Patent 6269130 · Granted Jul 31, 2001

Estimated economic value: $305,941,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock distribution using MTJ sensing2014
Single wire bus interface2014
Temperature compensating adaptive voltage scalers (AVSs), systems, and methods2014
Built-in self test (BIST) architecture having distributed interpretation and gen2010
Built-in self-test (BIST) architecture having distributed interpretation and gen2008
Tiered built-in self-test (BIST) architecture for testing distributed memory mod2007
Method and apparatus for efficiently reading and storing state metrics in memory2004
Decoding with partial state information on a convolutionally encoded channel2003
Resource allocator2002
Spreader architecture for direct sequence spread spectrum communications2002
High-speed ACS for Viterbi decoder implementations2001
System and method for reducing deinterleaver memory requirements through chunk a2001