Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tiered built-in self-test (BIST) architecture for testing distributed memory modules

Tiered built-in self-test (BIST) architecture for testing distributed memory modules

US Patent 7184915 · Granted Feb 27, 2007

Estimated economic value: $35,110,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

In-field self-test controller for safety critical automotive use cases2019
Embedded memory testing with storage borrowing2019
Programmable built-in-self tester (BIST) in memory controller2015
Clock distribution using MTJ sensing2014
Single wire bus interface2014
Temperature compensating adaptive voltage scalers (AVSs), systems, and methods2014
Built-in self test (BIST) architecture having distributed interpretation and gen2010
Built-in self test (BIST) architecture having distributed interpretation and gen2010
Built-in self-test (BIST) architecture having distributed interpretation and gen2008
Built-in self-test (BIST) architecture having distributed interpretation and gen2008
Apparatus and method for performing KASUMI ciphering2007
Method and apparatus for efficiently reading and storing state metrics in memory2004