Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Priority encoding for FIFO memory devices that interface multiple ports to a data receiving device

Priority encoding for FIFO memory devices that interface multiple ports to a data receiving device

US Patent 6266748 · Granted Jul 24, 2001

Estimated economic value: $43,536,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-intrusive deskew of trunked clients in an optical network transport system2024
Using SerDes loopbacks for low latency functional modes with full monitoring cap2016
Bi-directional channel amplifier2014
Old virtual queues technique for routing data packets in a packet switch2011
Packet switch with configurable virtual channels2011
Packet switch with configurable bandwidth allocation precision2010
Grid array microelectronic packages with increased periphery2005
Asynchronous FIFO increment and decrement control for interfaces that operate at2003
Integrated circuit memory devices having control circuits therein that provide c2002
Pass gate decoder for a multiport memory dEvice that uses a single ported memory1998