Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of erasing non-volatile memory cells

Method of erasing non-volatile memory cells

US Patent 6266281 · Granted Jul 24, 2001

Estimated economic value: $3,903,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer storage device, carrier plate and wafer cassette2022
NAND memory cell string having a stacked select gate structure and process for f2021
Memory device having programmable impedance elements with a common conductor for2021
Resistive memory device having a conductive barrier layer2020
NAND memory cell string having a stacked select gate structure and process for f2020
Resistive memory device having side barriers2020
NAND memory cell string having a stacked select gate structure and process for f2020
Backlight module2019
Resistive memory device having a retention layer2019
NAND memory cell string having a stacked select gate structure and process for f2019
Backlight module2019
NAND memory cell string having a stacked select gate structure and process for f2018