Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Microcontroller architecture and associated method providing for testing of an on-chip memory device

Microcontroller architecture and associated method providing for testing of an on-chip memory device

US Patent 6263460 · Granted Jul 17, 2001

Estimated economic value: $5,113,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data compression or decompressions during DMA transfer between a source and a de2002
System for loading a current buffer desciptor register with a value different fr2001
Test mode programmable reset for a watchdog timer2001
Staggered polling of buffer descriptors in a buffer descriptor ring direct memor2001
Technique for incorporating a built-in self-test (BIST) of a DRAM block with exi1998
Method for testing integrated memory using an integrated DMA controller1997