Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › FIFO in FPGA having logic elements that include cascadable shift registers

FIFO in FPGA having logic elements that include cascadable shift registers

US Patent 6262597 · Granted Jul 17, 2001

Estimated economic value: $82,873,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for the analysis of moving objects2025
Systems and methods for the analysis of moving objects2023
Compute dataflow architecture2023
Compute dataflow architecture2022
Systems and methods for the analysis of moving objects2022
Modular stacked silicon package assembly2022
Power delivery network for active-on-active stacked integrated circuits2022
Multi-chip stacked devices2022
Integrating rows of input/output blocks with memory controllers in a columnar pr2021
Redundancy scheme for multi-chip stacked devices2020
Regularity of fabrics in programmable logic devices2020
Configurable logic block (CLB) internal routing architecture for enhanced local 2020