Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test structure and methodology for characterizing etching in an integrated circuit fabrication process

Test structure and methodology for characterizing etching in an integrated circuit fabrication process

US Patent 6258437 · Granted Jul 10, 2001

Estimated economic value: $4,638,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Split manufacturing method for advanced semiconductor circuits2007
Drop-in test structure and methodology for characterizing an integrated circuit 2002
Test structure and methodology for characterizing ion implantation in an integra2002
Integrated defect monitor structures for conductive features on a semiconductor 2002
Multipurpose defect test structure with switchable voltage contrast capability a2001
Drop-in test structure and abbreviated integrated circuit process flow for chara2001
Semiconductor test structure with intentional partial defects and method of use2001
Product wafer yield prediction method employing a unit cell approach1998