Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating CMOS using Si-B layer to form source/drain extension junction

Method of fabricating CMOS using Si-B layer to form source/drain extension junction

US Patent 6255152 · Granted Jul 3, 2001

Estimated economic value: $983,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for manufacturing gate dielectric layer2007
Method for manufacturing one-time electrically programmable read only memory2006
Process for forming high temperature stable self-aligned metal silicide layer2003
Method for fabricating an embedded DRAM with self-aligned borderless contacts2002
Method for reducing thermal budget in node contact application2002
Method of forming borderless contact2001
Method for forming MOSFET2001
Method of forming a MOS transistor2001
Salicide formation process2001
Method of fabricating field effect transistor2001
Method of forming salicide in embedded dynamic random access memory2001
Method for forming polycide dual gate2001