Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing compiler for generating store instructions having memory hierarchy control bits

Optimizing compiler for generating store instructions having memory hierarchy control bits

US Patent 6249911 · Granted Jun 19, 2001

Estimated economic value: $38,179,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamically allocating memory controller resources for extended prefetching2024
Centralized distribution of multicast requests in a data processing system2024
Memory migration within a multi-host data processing environment2024
Prefetch unit filter for microprocessor2024
Adjusting store gather window duration in a data processing system supporting si2024
Prioritization of threads in a simultaneous multithreading processor core2023
Concurrent processing of translation entry invalidation requests in a processor 2023
Broadcast scope selection in a data processing system utilizing a memory topolog2023
Variable protection window extension for a target address of a store-conditional2023
Gathering translation entry invalidation requests in a data processing system2023
Using idle caches as a backing store for boot code2023
Speculative delivery of data from a lower level of a memory hierarchy in a data 2023