Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for reliability analysis of CMOS VLSI circuits based on stage partitioning and node activities

Method and system for reliability analysis of CMOS VLSI circuits based on stage partitioning and node activities

US Patent 6249898 · Granted Jun 19, 2001

Estimated economic value: $42,007,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Time-based power analysis2023
Accurately calculating multi-input switching delay of complemantary-metal-oxide 2022
Layout migration with hierarchical scale and bias method2016
Transistor level circuit simulator using hierarchical data2003
Integrated circuit power net analysis2001
Method and system of performing voltage drop analysis for power supply networks 1999
Method and system of performing voltage drop analysis for power supply networks 1999
Method and system of performing voltage drop analysis for power supply networks 1999
Hierarchial power network simulation and analysis tool for reliability testing o1999
Hierarchial power network simulation and analysis tool for reliability testing o1999
Hierarchial power network simulation and analysis tool for reliability testing o1999
Integrated circuit power net analysis through simulation1999