Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for testing semiconductor memory device having a plurality of memory banks

Method and apparatus for testing semiconductor memory device having a plurality of memory banks

US Patent 6247153 · Granted Jun 12, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phenothiazine derivatives having CaM inhibitory activity2018
Carbon nanotube-based anti-cancer agent capable of suppressing drug resistance2018
Three-dimensional shape measuring device capable of measuring color information2017
Light-diffusing ink composition and light guide panel using same2015
Memory test circuit and test system2007
Pad connection structure of embedded memory devices and related memory testing m2006