Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a shallow doped region for a shallow junction transistor

Method of fabricating a shallow doped region for a shallow junction transistor

US Patent 6242295 · Granted Jun 5, 2001

Estimated economic value: $77,606,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Select gate self-aligned patterning in split-gate flash memory cell2025
High-density neuromorphic computing element2025
Colloidal quantum dot photodetectors having thin encapsulation layers thereon an2025
Integrated circuit with buried power rail and methods of manufacturing the same2025
Semiconductor cell blocks having non-integer multiple of cell heights2024
High-density neuromorphic computing element2024
Method of forming multiple-Vt FETS for CMOS circuit applications2023
Multi-bit, SoC-compatible neuromorphic weight cell using ferroelectric FETs2023
Method of forming a thermal shield in a monolithic 3-d integrated circuit2023
High-density neuromorphic computing element2023
Semiconductor cell blocks having non-integer multiple of cell heights2023
Method of forming multi-threshold voltage devices and devices so formed2022