Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of improving parallelism of a die to package using a modified lead frame

Method of improving parallelism of a die to package using a modified lead frame

US Patent 6235556 · Granted May 22, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Coagulant-enhanced pre-filtration system2010
Methods for reducing the amount of contaminants in water2004
Methods for reducing the amount of contaminants in water2004
Vertical fuse structure for integrated circuits containing an exposure window in2002
Vertical fuse structure for integrated circuits and a method of disconnecting th2002
Sacrificial bond pads for laser configured integrated circuits2002
Designing integrated circuit gate arrays using programmable logic device bitstre2001
Modified lead frame for improved parallelism of a die to package2001
Modified lead frame for improved parallelism of a die to package2001
Inter-conductive layer fuse for integrated circuits2000
Using microspheres as a stress buffer for integrated circuit prototypes2000
Inter-conductive layer fuse for integrated circuits2000