Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for built-in self-test of smart memories

Method and apparatus for built-in self-test of smart memories

US Patent 6226766 · Granted May 1, 2001

Estimated economic value: $50,094,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for built-in self-test of smart memories2000
Method for forming an integrated circuit resistor comprising amorphous silicon1999
Field programmable gate array logic module configurable as combinational or sequ1998
Distributed processing memory chip with embedded logic having both data memory a1998
CMOS with parasitic bipolar transistor1998
Integrated circuit resistor comprising amorphous silicon1996
Adder-based base cell for field programmable gate arrays1996
Apparatus and method for programming field programmable arrays1996
Programmable logic device routing architecture1995
Programmable gate array with special interconnects for adjacent gates and isolat1995
Memory cell with programmable antifuse technology1995
Memory cell circuit and array1994