Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fully recessed semiconductor method for low power applications with single wrap around buried drain region

Fully recessed semiconductor method for low power applications with single wrap around buried drain region

US Patent 6225161 · Granted May 1, 2001

Estimated economic value: $7,851,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Towel heating bucket2025
Towel heating bucket2025
Towel heating bucket2025
Towel heating bucket2025
Towel heating bucket2025
Apparatus and methods for integrated circuit with devices with body contact and 2010
Apparatus and methods for integrated circuit with devices with body contact and 2008
Apparatus and methods for integrated circuit with devices with body contact and 2005
Method for forming isolation in flash memory wafer2004
Semiconductor-on-insulator body-source contact and method2004
Trenched gate non-volatile semiconductor method with the source/drain regions sp2004
Trenched gate non-volatile semiconductor method with the source/drain regions sp2004