Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automatic topology synthesis and optimization

Automatic topology synthesis and optimization

US Patent 6223334 · Granted Apr 24, 2001

Estimated economic value: $22,615,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computing resource allocation based on flow graph translation2018
MPGA products based on a prototype FPGA2014
Programmable logic cells with local connections2010
Memory re-implementation for field programmable gate arrays2010
MPGA products based on a prototype FPGA2010
Programmable logic cells with local connections2009
Programmable function generator and method operating as combinational, sequentia2008
Memory re-implementation for field programmable gate arrays2007
Retiming circuits using a cut-based approach2007
Programmable function generator and method operating as combinational, sequentia2005
Programmable integrated circuit architecture2005
Interative, gridless, cost-based layer assignment coarse router for computer con2002