Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-bus data processing system in which all data words in high level cache memories have any one of four states and all data words in low level cache memories have any one of three states

Multi-bus data processing system in which all data words in high level cache memories have any one of four states and all data words in low level cache memories have any one of three states

US Patent 6223260 · Granted Apr 24, 2001

Estimated economic value: $33,006,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low-power multi-variable feedback control loop2025
Synthesis placement bounds based on physical timing analysis2025
Generating interrelated path groups by using machine learning2020
Multiprocessor system having an input/output (I/O) bridge circuit for transferri2011
Multiprocessor system having an input/output (I/O) bridge circuit for transferri2010
IC chip using a phase-locked loop for providing signals having different timing 2000
Multiprocessor with split transaction bus architecture providing cache tag and a2000
Methods to avoid instability1999
Method for cycle request with quick termination without waiting for the cycle to1998
Pulse synchronizing module1998
Method and circuitry for modifying data words in a multi-level distributed data 1998
Method and circuitry for modifying data words in a multi-level distributed data 1998